




FIG. Coverage metrics and source code mapping in JasperGold.




FIG. Formal Coverage Statistics




FIG. Formal Coverage Discription

The screenshot displays the Cadence JasperGold IDE interface. The top menu bar includes File, Edit, View, Design, Reports, Application, Window, and Help. The main workspace is divided into several panes:

- Design Hierarchy:** Shows the project structure with 'syncFIFO_v2 (syncFIFO_v2)' selected.
- Property Table:** A table listing verification results for various assertions and cover properties. The table has columns for Type, Name, Engine, Bound, Time, Task, Traces, and Source.
- Console:** Displays log messages from the verification process, including status reports for proof, deadcode, and coverage metrics.

Property Table Data:

Type	Name	Engine	Bound	Time	Task	Traces	Source
Assert	syncFIFO_v2_assert_1	I (2)	Infinite	0.0	<embedded>	0	Analysis Session
Cover (related)	syncFIFO_v2_assert_1 precondition1	?	1 -	0.0	<embedded>	0	Analysis Session
Assert	syncFIFO_v2_assert_2	I (3)	Infinite	0.0	<embedded>	0	Analysis Session
Assert	syncFIFO_v2_assert_3	I (2)	Infinite	0.0	<embedded>	0	Analysis Session
Cover (related)	syncFIFO_v2_assert_3 precondition1	?	1 -	0.0	<embedded>	0	Analysis Session
Assert	syncFIFO_v2_assert_4	I (2)	Infinite	0.0	<embedded>	0	Analysis Session
Cover (related)	syncFIFO_v2_assert_4 precondition1	?	1 -	0.0	<embedded>	0	Analysis Session
Assert	syncFIFO_v2_assert_5	I (2)	Infinite	0.0	<embedded>	0	Analysis Session
Cover (related)	syncFIFO_v2_assert_5 precondition1	?	1 -	0.0	<embedded>	0	Analysis Session

Console Log:

```

INFO (ICOV034): Finished (proof) measurement for task {<embedded>}.
INFO (ICOV033): Starting (deadcode) measurement for task {<embedded>}.
INFO (ICOV028): Loading coverage metrics from prove/hunt results.
INFO (ICOV034): Finished (deadcode) measurement for task {<embedded>}.
INFO (ICOV030): Completed measure for task {<embedded>}.
  
```

The bottom status bar indicates 'No proofs running' and 'Console input ready'.

FIG. Formal verification results for synchronous FIFO